



UNITED STATES PATENT AND TRADEMARK OFFICE

HJD

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/707,844	11/08/2000	Hidetoshi Ishida	0819-448	9493
22204	7590	03/15/2007	EXAMINER	
NIXON PEABODY, LLP 401 9TH STREET, NW SUITE 900 WASHINGTON, DC 20004-2128			FARAHANI, DANA	
			ART UNIT	PAPER NUMBER
			2891	
SHORTENED STATUTORY PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE		
3 MONTHS	03/15/2007	PAPER		

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

Office Action Summary	Application No.	Applicant(s)
	09/707,844	ISHIDA ET AL.
	Examiner	Art Unit
	Dana Farahani	2891

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) Responsive to communication(s) filed on 26 December 2006.
- 2a) This action is FINAL. 2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) Claim(s) 11-21 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) Claim(s) _____ is/are allowed.
- 6) Claim(s) 11-21 is/are rejected.
- 7) Claim(s) _____ is/are objected to.
- 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on _____ is/are: a) accepted or b) objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____. |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____. | 6) <input type="checkbox"/> Other: _____. |

DETAILED ACTION

Claim Rejections - 35 USC § 103

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 11-14, 17 and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Inoue (US Patent 5,151,770).

Regarding claims 11, 14, 17 and 18, Inoue discloses in figure 1, a semiconductor device comprising:

A plurality of semiconductor elements, 24 and 26, formed on a semiconductor substrate 21, 27 composed of a semiconductor material; and

A plurality of through holes, which are provided between two adjacent ones of the plurality of semiconductor elements and pass from a surface through the backside of the semiconductor substrate, which is GaAs (see figure 5, and col. 9, lines 29-32).

Inoue does not expressly disclose a distance between two adjacent ones of the plurality of through holes is smaller than a thickness of the semiconductor substrate. Inoue, however, discloses that the through holes have spacing substantially less than a wavelength of the operating frequency of the circuits in the layer which the through holes are located at (see col. 4, lines 1-5). Noting that the through holes are formed in and over the substrate, it would have been obvious to one of ordinary skill in the art at the time of the invention to make the distance

between the through holes smaller than the thickness of the substrate to further insulate the integrated circuits of the substrate from RF interfering.

Regarding claim 12, the through holes are covered with a conductive material (see col. 8, lines 1-5).

Regarding claim 13, the conductive material is electrically connected to a ground wiring layer 52 (figs. 4 and 5) provided on the surface of the backside of the substrate (see col. 8, lines 1-5).

3. Claims 15, 16 and 19-21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Inoue as applied to claims 11-14 above, and further in view of Nakamura et al., hereinafter Nakamura (US Patent 6,229,209).

Regarding claims 15 and 16, Inoue discloses the limitations in the claims, as discussed above, except for a second group of through holes which are provided in electrodes of the plurality of semiconductor elements, pass from a surface through the backside of the substrate, and whose faces are covered with conductive material.

Nakamura discloses in figure 1, a second group of through holes 23 which are provided in electrodes of the semiconductor element 3, pass from a surface through the backside of the substrate 20, and whose faces are covered with conductive material 24 (see col. 6, lines 4-19). Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to make connection to the semiconductor devices of the Inoue in the fashion of the Nakamura reference (which would lead to their connection to the backside ground wiring 52), commonly known as flip chip structure, in order to make contacts to the semiconductor components of the Inoue, and provide a ground voltage reference for those devices. Flip chip

Art Unit: 2891

configurations and their advantages, such as occupying less space and making secure contacts are well known in the art.

Regarding claims 19-21, any two of the through holes 23 and the corresponding wirings 22 can be thought of as a group of through holes with one or more corresponding wirings. Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to interconnect the ground layer of the Inoue reference to some wiring layers of the Nakamura reference in order to establish a ground voltage reference for the structure as a whole.

Response to Arguments

4. Applicant's arguments with respect to the previously rejected claims have been considered but are moot in view of the new grounds of rejection.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dana Farahani whose telephone number is (571)272-1706. The examiner can normally be reached on M-F 9:00AM - 5:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Bill Baumeister can be reached on (571)272-1722. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2891

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

DF



B. WILLIAM BAUMEISTER
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800